

CMP

Compare

CMP

Operation: (ACCX) - (M)

Description: Compares the contents of ACCX to the contents of M and sets the condition codes, which may be used for arithmetic and logical conditional branching. Both operands are unaffected.

S	X	H	I	N	Z	V	C
—	—	—	—	↓	↓	↓	↓

Condition Codes and Boolean Formulae:

- N R7
- Set if MSB of result is set; cleared otherwise.
- Z $R7 \cdot R6 \cdot R5 \cdot R4 \cdot R3 \cdot R2 \cdot R1 \cdot R0$
- Set if result is \$00; cleared otherwise.
- V $X7 \cdot \overline{M7} \cdot \overline{R7} + \overline{X7} \cdot M7 \cdot R7$
- Set if a twos complement overflow resulted from the operation; cleared otherwise.
- C $X7 \cdot M7 + M7 \cdot R7 + R7 \cdot \overline{X7}$
- Set if there was a borrow from the MSB of the result; cleared otherwise.

Source Forms: CMPA (op); CMPB (op)

Addressing Modes, Machine Code, and Cycle-by-Cycle Execution:

Cycle	CMPA (MM)		CMPA (DIR)		CMPA (EXT)		CMPA (IND,X)		CMPA (IND,Y)	
	Addr	Data R/W	Addr	Data R/W	Addr	Data R/W	Addr	Data R/W	Addr	Data R/W
1	OP	81	OP	91	OP	B1	OP	A1	OP	18
2	OP + 1	ii	OP + 1	dd	OP + 1	hh	OP + 1	ff	OP + 1	A1
3			00dd	(00dd)	OP + 2	ll	FFFF	—	OP + 2	ff
4			hhll	(hhll)	OP + 2	hhll	X + ff	(X + ff)	FFFF	—
5					Y + ff	(Y + ff)	Y + ff	(Y + ff)	Y + ff	(Y + ff)

Cycle	CMPB (MM)		CMPB (DIR)		CMPB (EXT)		CMPB (IND,X)		CMPB (IND,Y)	
	Addr	Data R/W	Addr	Data R/W	Addr	Data R/W	Addr	Data R/W	Addr	Data R/W
1	OP	C1	OP	D1	OP	F1	OP	E1	OP	18
2	OP + 1	ii	OP + 1	dd	OP + 1	hh	OP + 1	ff	OP + 1	E1
3			00dd	(00dd)	OP + 2	ll	FFFF	—	OP + 2	ff
4			hhll	(hhll)	OP + 2	hhll	X + ff	(X + ff)	FFFF	—
5					Y + ff	(Y + ff)	Y + ff	(Y + ff)	Y + ff	(Y + ff)

M68HC11 — Rev. 6.1

Instruction Set Details

Reference Manual

531

For More Information On This Product,
Go to: www.freescale.com

Instruction Set Details

BRA

Branch Always

BRA

Operation: PC ← (PC) + \$0002 + Rel

Description: Unconditional branch to the address given by the foregoing formula, in which Rel is the relative offset stored as a twos-complement number in the second byte of machine code corresponding to the branch instruction.

The source program specifies the destination of any branch instruction by its absolute address, either as a numerical value or as a symbol or expression, that can be numerically evaluated by the assembler. The assembler obtains the relative address, Rel, from the absolute address and the current value of the location counter.

S	X	H	I	N	Z	V	C
—	—	—	—	—	—	—	—

None affected

Condition Codes and Boolean Formulae:

Source Form: BRA (rel)

Addressing Modes, Machine Code, and Cycle-by-Cycle Execution:

Cycle	BRA (REL)	
	Addr	Data R/W
1	OP	20
2	OP + 1	rr
3	FFFF	—

The following table is a summary of all branch instructions.

Test	Boolean	Mnemonic	Opcode	Complementary	Branch	Comment
r > m	Z + (N ⊕ V) = 0	BGT	2E	r ≤ m	BLE	2F Signed
r ≥ m	N ⊕ V = 0	BGE	2C	r < m	BLT	2D Signed
r = m	Z = 1	BEQ	27	r ≠ m	BNE	26 Signed
r ≤ m	Z + (N ⊕ V) = 1	BLE	2F	r > m	BGT	2E Signed
r < m	N ⊕ V = 1	BLT	2D	r ≥ m	BGE	2C Signed
r = m	C + Z = 0	BHI	22	r ≤ m	BLS	23 Unsigned
r ≥ m	C = 0	BHS/BCC	24	r < m	BLO/BCS	25 Unsigned
r = m	Z = 1	BEQ	27	r ≠ m	BNE	26 Unsigned
r ≤ m	C + Z = 1	BLS	23	r > m	BHI	22 Unsigned
r = m	C = 1	BLO/BCS	25	r ≥ m	BHS/BCC	24 Unsigned
Carry	C = 1	BCC	25	No Carry	BHS/BCC	24 Simple
Negative	N = 1	BMI	28	Plus	BPL	2A Simple
Overflow	V = 1	BVS	29	No Overflow	BVC	2A Simple
r = 0	Z = 1	BEQ	27	r ≠ 0	BNE	26 Simple
Always	—	BRA	20	Never	BRN	21 Unconditional

Reference Manual

518

M68HC11 — Rev. 6.1

Instruction Set Details

For More Information On This Product,
Go to: www.freescale.com